Skip to content
Skip to breadcrumbs
Skip to header menu
Skip to action menu
Skip to quick search
Linked Applications
Loading…
DESY Confluence
Spaces
Create
Hit enter to search
Help
Online Help
Keyboard Shortcuts
Feed Builder
What’s new
Available Gadgets
About Confluence
Log in
CALICE
Pages
Space shortcuts
How-to articles
FLC HCAL
FLC wiki
CALICE Twiki
Stash CALICE Soft
Github CALICETB
Page tree
Browse pages
Configure
Space tools
A
t
tachments (2)
Page History
Page Information
Resolved comments
View in Hierarchy
View Source
Export to PDF
Export to Word
E-Mail this Page
Copy
Dashboard
…
CALICE
AHCAL engineering prototype
Data Acquisition (DAQ)
LDA (Link Data Aggregator)
Skip to end of banner
Jira links
Go to start of banner
Wing-LDA
Jiri Kvasnicka
posted on 02. Oct. 2018 15:48h - last edited by
Jiri Kvasnicka
on 02. Oct. 2018 16:16h
The wing-LDA has 2 FPGAs. Each FPGA connects to 24 micro-HDMI ports. The layout:
wing_lda_ports.svg
blue numbers indicate FPGA 1
red numbers indicate FPGA 2
No labels
Overview
Content Tools
{"serverDuration": 360, "requestCorrelationId": "7a4da51cb05c40b3"}